

# UNIT-1

## Syllabus ⇒

### Operational amplifier fundamentals ⇒

- ✓ → Basic op-amp ckt.
- ✓ → op-amp parameters
  - ✓ → i/p & o/p voltage
  - ✓ → CMRR.
  - ✓ → PSRR.
  - ✓ → offset v<sub>ts</sub> and currents.
  - ✓ → i/p & o/p impedances
  - ✓ → slew rate
  - ✓ → frequency limitations.

*Self.*  
Dr. T. C. Manjunath  
Prof. & HOD, ECE, DSCE


### Op-amp as DC amplifiers ⇒

- ✓ → Biasing Op-amps.
- ✓ → Direct coupled
  - ✓ → Voltage follower
  - ✓ → Non-INV amp<sup>r</sup>
  - ✓ → INV amp<sup>r</sup>
  - ✓ → Summing amp<sup>r</sup>
  - ✓ → Difference amp<sup>r</sup>.

Q.1. Explain common-mode voltage, common mode voltage gain and common mode rejection ratio for operational amp<sup>r</sup>.

Show that  $V_{o(cm)} = \frac{V_{i(cm)}}{CMRR} \times A_v$ . (10M)

⇒



Common-mode voltage ⇒

- The two input ~~terminals~~ terminals are shorted together & a dc vtg  $V_{cm} = 1V$  is applied. This is known as a common mode input.
- For common mode i/p, o/p ideally should be zero.

Common-mode voltage gain ⇒

- Since base voltages of  $Q_1$  &  $Q_2$  are raised by 1V, the voltage drop across  $R_E$  also increases by 1V. This increases  $I_{C1}$  and  $I_{C2}$ . Thus vtg drop across  $R_C$  also increases, which results in a change in o/p.

- Similarly, if a  $-1V$  common mode i/p is applied,  $I_{C2}$  falls and again a change is produced at o/p.
- Thus, Common-mode voltage gain is defined as the ratio of change in o/p v/tg to change in common mode i/p v/tg.

i.e. 
$$A_v = \frac{V_{o(cm)}}{V_{i(cm)}}$$

### CMRR ⇒

- The ability of op-amp in rejecting common mode i/p's is defined as common mode rejection ratio (CMRR).
- CMRR is defined as the ratio of the open-loop gain 'M' to the common mode gain  $A_{cm}$ .


i.e. 
$$CMRR = \frac{M}{A_{cm}}$$

- CMRR is usually expressed in decibels.

$$(CMRR)_{dB} = 20 \cdot \log_{10} \left( \frac{M}{A_{cm}} \right) \text{ dB}$$

- Typical value of CMRR for 741 IC is 90 dB.

### Proof of the expression ⇒



WKT.

$V_d$  = differential i/p vty:

$$= \frac{V_{ocm}}{M}$$

$$\therefore \left\{ \frac{V_{ocm}}{V_{icm}} = A_{cm} \right\} .$$

$$= \frac{A_{cm} \cdot V_{icm}}{M} \quad \text{--- ①}$$

But,  $V_d$  is the feedback developed across  $R_2$  due to potential divider action:

$$\therefore V_d = V_{ocm} \cdot \frac{R_2}{R_1 + R_2}$$

$$= \frac{V_{ocm}}{\left(1 + \frac{R_1}{R_2}\right)}$$

$$= \frac{V_{ocm}}{A_v} \quad \text{--- ②} \quad \left\{ \left(1 + \frac{R_1}{R_2}\right) = A_v \right\} .$$

Equating eqn ① and ②

$$\frac{A_{cm} \times V_{icm}}{M} = \frac{V_{ocm}}{A_v}$$

$$\Rightarrow \frac{V_{ocm}}{A_v} = \frac{V_{icm}}{\left(\frac{M}{A_{cm}}\right)}$$

$$\Rightarrow V_{ocm} = \frac{V_{icm}}{\left(\frac{M}{A_{cm}}\right)} \times A_v$$

We know that,

$$\frac{M}{A_{cm}} = CMRR .$$

$$\therefore V_{ocm} = \frac{V_{icm}}{CMRR} \times A_v$$

Q.2. Define slew rate and unity gain bandwidth. What is the effect of slew rate on the output voltage of an op-amp. (6M)

⇒ Slew rate ⇒

- The slew rate 's' of an op-amp is the maximum rate at which the op-amp's output voltage can change.
- When the slew rate is too slow for the input signal, the op-amp will distort.

$$\text{Slew rate} = \frac{\Delta V}{\Delta t} \quad \text{or} \quad S = \left. \frac{dV_o}{dt} \right|_{\text{max}}$$

→ Typical value for 741 op-amp is 0.5 V/μsec

Unity gain-bandwidth ⇒

- The gain-bandwidth product or unity gain bandwidth of an op-amp is the closed loop gain  $A_v$  multiplied by the cut-off frequency for that gain.

$$A_v \cdot f_2 = f_u \quad \text{or} \quad f_2 = \frac{A_v}{f_u}$$


where,

$f_u$  = Unity gain freq.

$A_v$  = closed loop gain.

$f_2$  = cut-off freq.

Effect of slew rate on o/p of op-amp ⇒



→ Let us consider a voltage follower, applied with sine wave input.

→ When the i/p vtg changes too fast, the output waveform distortion results. i.e. when 's' is too slow for i/p results in distortion.

→ This is shown above a sinusoidal i/p produces a triangular o/p in a voltage-follower ckt.

★★ Q.3. Explain dc - two i/p inverting summing amp<sup>y</sup> with neat diagram and necessary design steps.




Fig. op-amp inv summing amp<sup>y</sup> ckt with 2 i/p.

→ Fig. shows a ckt that amplifies the sum of two or more i/p's.

→ Since the inverting terminal behaves as a virtual ground, the currents through resistors  $R_1$  &  $R_2$  are respectively given by:

$$I_1 = \frac{V_1}{R_1}, \text{ \& } .$$

$$I_2 = \frac{V_2}{R_2}$$

→ These two currents flows through  $R_3$   
Applying KVL from  $R_3$  to o/p:

$$-(I_1 + I_2)R_3 - V_o = 0$$

$$\Rightarrow \boxed{V_o = -(I_1 + I_2)R_3} \rightarrow \textcircled{1}$$

→ substitute  $I_1$  and  $I_2$  in eqn<sup>n</sup> ①.

$$V_o = -R_3 \left[ \frac{V_1}{R_1} + \frac{V_2}{R_2} \right]$$

$$\Rightarrow V_o = -\frac{R_3}{R_1} [V_1 + V_2] \quad \therefore [\text{with } R_1 = R_2]$$

$$\text{But, } A_v = -\frac{R_3}{R_1}$$

$$\Rightarrow \boxed{V_o = +A_v (V_1 + V_2)} \rightarrow \textcircled{2}$$

→ If  $R_1 = R_2 = R_3$ , then  $A_v = -1$

$$\therefore V_o = -1 \cdot (V_1 + V_2) \Rightarrow \boxed{V_o = -(V_1 + V_2)}$$

$$\rightarrow R_4 = R_1 \parallel R_2 \parallel R_3$$

→ The o/p voltage is given by:

$$\boxed{V_o = - \left[ \frac{V_1}{R_1} + \frac{V_2}{R_2} + \frac{V_3}{R_3} \right] R_4}$$

Design  $\Rightarrow$

$$\textcircled{1} I_{1 \min} = 100 \times I_{B \max}$$


$$\textcircled{2} R_i = \frac{V_{s \min}}{I_{1 \min}}$$

$$\textcircled{3} R_1 = R_2$$

$$\textcircled{4} \text{for, } A_v = -1, R_1 = R_3$$

$$\textcircled{5} R_4 = R_1 \parallel R_2 \parallel R_3$$

Q1. Explain the basic operational amp<sup>r</sup> circuit with neat diagram.



- Basic circuit of an operational amp<sup>r</sup> has a differential amp<sup>r</sup> i/p stage & an emitter follower o/p.
- It is provided with  $+V_{CC}$  &  $-V_{EE}$  supply voltages and the two i/p terminals are grounded.
- Transistor  $Q_1$  &  $Q_2$  forms a differential amplifier.
- When a difference i/p voltage is applied to the bases of  $Q_1$  &  $Q_2$ , it produces a voltage change at the collector of  $Q_2$ .
- Transistor  $Q_3$  acts as emitter follower to provide a



low o/p impedance.

→ The dc o/p voltage at pin 6 is  
(applying KVL from  $V_{CC}$ ,  $R_C$ ,  $Q_3$  base & o/p, we get

$$V_{CC} - I_{C2} R_C - V_{BE3} - V_o = 0$$

$$\Rightarrow \boxed{V_o = V_{CC} - I_{C2} R_C - V_{BE3}}$$

→ Assuming that  $Q_1$  &  $Q_2$  are matched (Identical) transistors, which provides equal  $V_{BE}$  levels & current gains.

→ With both transistors bases at ground level, the emitter current  $I_{E1}$  &  $I_{E2}$  are equal & flow through common emitter resistor  $R_E$ .

→ The total emitter current is given by:

$$I_{E1} + I_{E2} = \frac{V_{RE}}{R_E}$$

→ Applying KVL from base of  $Q_2$  to  $-V_{EE}$  supply:

$$-V_{BE} - (I_{E1} + I_{E2}) R_E + V_{EE} = 0$$

$$\Rightarrow \boxed{I_{E1} + I_{E2} = \frac{V_{EE} - V_{BE}}{R_E}}$$

Case-I.

→ To investigate the ckt operation, assume

$$V_{CC} = +10V$$

$$V_{EE} = -10V$$

$$R_E = 4.7k\Omega$$

$$R_C = 6.8k\Omega$$

and all transistors have  $V_{BE} = 0.7V$

$$\therefore I_{E1} + I_{E2} = \frac{V_{EE} - V_{BE}}{R_E} = 1.978 \text{ mA} \approx 2 \text{ mA}$$

$$I_{E1} \approx 1 \text{ mA}$$

$$I_{E2} \approx 1 \text{ mA}$$

We know that,  $I_E = I_C + I_B$

$$\text{as } I_B \ll I_C$$

$$\therefore I_E \approx I_C$$

$$\therefore I_{C1} = 1 \text{ mA}$$

$$I_{C2} = 1 \text{ mA}$$

$$\begin{aligned} \therefore V_o &= V_{CC} - I_{C2} R_C - V_{BE3} \\ &= 10 - (1 \text{ mA} \times 6.8 \text{ K}) - 0.7 \\ &= 2.5 \text{ V} \end{aligned}$$

Case-2  $\Rightarrow$

$\rightarrow$  When positive voltage is applied at the INV terminal, the emitter voltage of  $Q_2$  increases with non-inv terminal grounded.

$\rightarrow$  It increases  $V_{BE2}$  and hence  $I_{E2}$  and  $I_{C2}$  increases.

$\rightarrow$  Let,  $I_{C2}$  increases from 1 mA to 1.2 mA.

$$\begin{aligned} \therefore V_o &= V_{CC} - I_{C2} R_C - V_{BE3} \\ &= 10 - (1.2 \text{ mA} \times 6.8 \text{ K}) - 0.7 \\ &= 1.14 \text{ V} \end{aligned}$$

Case-3  $\Rightarrow$

$\rightarrow$  When positive voltage is applied to NON-INV. terminal with INV terminal grounded which increases emitter vtg of  $Q_1$ .

$\rightarrow$  Since both emitter  $Q_1$  and  $Q_2$  are connected together,  $Q_2$  also increases by same amount.

→ Since base of  $Q_2$  is grounded,  $V_{BE2}$  decreases which decreases  $I_{E2}$  and  $I_{C2}$ .

→ Therefore let  $I_{C2}$  decreases from  $1\text{ mA}$  to  $0.8\text{ mA}$

$$\begin{aligned}\therefore V_o &= V_{CC} - I_{C2} R_C - V_{BE} \\ &= 10 - (0.8\text{ mA} \times 6.8\text{ k}\Omega) - 0.7 \\ &= 3.86\text{ V}.\end{aligned}$$

### SUMMARY

(1).	Gnd	Gnd	$I_{C2} = 1\text{ mA}$	$V_o = 2.5\text{ V}$	
(2).	Gnd	Vtg	$I_{C2} = 1.2\text{ mA}$	$V_o = 1.14\text{ V}$	<u>INV.</u>
(3).	Vtg	Gnd	$I_{C2} = 0.8\text{ mA}$	$V_o = 3.86\text{ V}$	<u>NON INV.</u>

\*\*\*

Q2. Define the following terms as applied to an op-amp and mention their typical values for IC 741.

(i). CMRR.

(ii). PSRR.

(iii). Slew rate.

(iv) Input offset voltage.

(v). Input voltage range.

### ⇒ (1). CMRR ⇒

- The ability of the op-amp in rejecting common mode inputs is defined as common mode rejection ratio (CMRR).
- CMRR is defined as the ratio of the open-loop gain 'M' to the common mode gain 'A<sub>cm</sub>'

$$\boxed{CMRR = \frac{M}{A_{cm}}}$$

- The CMRR is usually expressed in decibels.

$$\boxed{(CMRR)_{dB} = 20 \log_{10} \left( \frac{M}{A_{cm}} \right) \text{ dB}}$$

- Typical value = 90 dB.

### (2). PSRR ⇒

- The PSRR is the ability of the op-amp to reject variations in the power supply voltages.

$$\boxed{PSRR = \frac{V_o(\text{ripple})}{V_s(\text{ripple})}}$$


- If a variation of 1V in V<sub>CC</sub> or V<sub>EE</sub> causes the o/p to change by 1V, then PSRR is 1 per volt.
- Typical value = 30 μV/V
- The PSRR is the ability of the op-amp to reject variations in the power supply voltages.

(3). Slew rate  $\Rightarrow$ 

- $\rightarrow$  The slew rate 'S' of an op-amp is the max rate at which the op voltage can change.
- $\rightarrow$  When the slew rate is too slow for the I, then op will distort.

$$\boxed{\text{Slew rate} = \frac{\Delta V}{\Delta t}} \quad \text{or} \quad \boxed{S = \left. \frac{dV_o}{dt} \right|_{\text{max}}}$$

$\rightarrow$  Typical value: 0.5 V/ $\mu$ sec.

(4). Input offset voltage  $\Rightarrow$ 

- $\rightarrow$  Suppose that the transistors are not perfectly matched & that  $V_{BE1} = 0.7V$  &  $V_{BE2} = 0.6V$
- $\rightarrow$  With the i/p  $V_i = 0$ ,

$$\begin{aligned} V_o &= V_i - V_{BE1} + V_{BE2} \\ &= 0 - 0.7V + 0.6V \\ &= -0.1V \end{aligned}$$

- $\rightarrow$  To set  $V_o$  to ground level, the i/p would have to be raised to  $+0.1V$ . This is termed as input offset voltage ( $V_{ios}$ ).
- $\rightarrow$  Typical value: 1mV & Max<sup>m</sup> value = 5mV.

(5). Input voltage range  $\Rightarrow$

$\rightarrow$  The maximum effective positive-going and negative-going voltage that may be applied to the input of an op-amp is termed as its input voltage range.

$\rightarrow$  Typical value :  $\pm 13V$  when using a  $\pm 15V$  supply.

Q.3. With a neat circuit diagram, explain direct coupled voltage follower with relevant design steps.

$\Rightarrow$




Fig: Directly coupled voltage follower.

$\rightarrow$  Without using any external component, it is possible to use op-amp as a direct coupled voltage follower as shown.

- Due to very high open loop gain (M) of the op-amp, there will be a very-very small difference b/w the input v<sub>tg</sub> 'V<sub>i</sub>' & the o/p voltage V<sub>o</sub>.
- The differential I/p should be such as to produce a o/p close to V<sub>i</sub> & is given by:

$$V_d = \frac{V_i}{M}$$

Where, M → open loop gain of op-amp.

- Applying KVL from i/p to o/p:


$$V_i - V_d - V_o = 0$$

$$\Rightarrow V_o = V_i - V_d$$

$$V_o = V_i - \frac{V_i}{M}$$

$$\Rightarrow V_o = V_i \left[ 1 - \frac{1}{M} \right]$$

→



- In directly coupled voltage follower, the resistor  $R_f$  is used between o/p & inverting terminal to match the source resistance  $R_s$ .

→ The i/p impedance of voltage follower is given by:

$$\boxed{Z_{in} = (1+M)Z_i} \quad \text{as } \beta = 1$$

→ The o/p impedance of v.f is given by

$$\boxed{Z_{out} = \frac{Z_o}{(1+M)}} \quad \dots \text{as } \beta = 1.$$

→ load vtg ( $V_L$ ) is given by:

$$\begin{aligned} V_L &= I_L R_L \\ &= \frac{V_o}{Z_{out} + R_L} \times R_L \end{aligned}$$

As  $Z_{out} \ll R_L$


$$= \frac{V_o}{R_L} \times R_L$$

$$\boxed{V_L = V_o}$$

Thus there is effectively no signal loss, and all of the output voltage  $V_o$  appeared across load resistance  $R_L$ .

Case - II

consider load resistance  $R_L$  is directly connected to source as shown.



$$I = \frac{V_s}{R_s + R_L}$$

$$V_L = I R_L = \frac{V_s}{R_s + R_L} \times R_L.$$

Thus some part of  $V_s$  gets lost (due to  $R_s$ ) when load is directly connected.



# Q.4 With a neat diagram explain directly coupled Non-inverting amplifier with relevant design steps.




Fig. Directly coupled Non-INV amplifier.

⇒ The voltage gain of Non-INV amplifier is :

$$A_v = \frac{R_2 + R_3}{R_3}$$

Design steps:

(i). The potential divider resistor values are determined by using  $V_i$ ,  $V_o$ , and  $I_2$ .

$$R_3 = \frac{V_{R_3}}{I_2}$$

but  $V_{R_3} = V_i$

$$\Rightarrow R_3 = \frac{V_i}{I_2}$$

→ The o/p voltage ' $V_o$ ' appears across  $(R_2 + R_3)$ .

Applying KVL to o/p circuit:

$$V_o - I_2 R_2 - I_2 R_3 = 0$$

$$\Rightarrow (R_2 + R_3) I_2 = V_o$$

$$\Rightarrow (R_2 + R_3) = \frac{V_o}{I_2}$$

$$\Rightarrow \boxed{R_2 = \frac{V_o}{I_2} - R_3}$$

(2). To equalize the  $I_{BR}$  voltage drop at the op-amp I/p's,  $R_1$  is calculated as:

$$\boxed{R_1 = (R_2 \parallel R_3)}$$

(3). If  $R_1$  as determined from above eqn is not very much larger than the source resistance i.e.  $R_1 \ll R_3$ . then,

$$\boxed{(R_s + R_1) = (R_2 \parallel R_3)}$$

Q.5 With a neat circuit diagram, explain direct coupled Inverting amplifier with relevant design steps.

→ The o/p voltage 'V<sub>o</sub>' appears across (R<sub>2</sub> + R<sub>3</sub>).

Applying KVL to o/p circuit:

$$V_o - I_2 R_2 - I_2 R_3 = 0$$

$$\Rightarrow (R_2 + R_3) I_2 = V_o$$

$$\Rightarrow (R_2 + R_3) = \frac{V_o}{I_2}$$

$$\Rightarrow \boxed{R_2 = \frac{V_o}{I_2} - R_3}$$


(2). To equalize the I<sub>B</sub>R voltage drop at the op-amp I/p's, R<sub>1</sub> is calculated as:

$$\boxed{R_1 = (R_2 \parallel R_3)}$$

(3). If R<sub>1</sub> as determined from above eqn is not very much larger than the source resistance i.e. R<sub>1</sub> << R<sub>3</sub>.

then,  $\boxed{(R_s + R_1) = (R_2 \parallel R_3)}$

Q.5 With a neat circuit diagram, explain direct coupled Inverting amplifier with relevant design steps.



→ The gain of the INV-amp<sup>r</sup> is given by

$$A_v = -\frac{R_2}{R_1}$$

Design steps → "for 741".

(1). Current  $I_1$  is to be selected much higher than  $I_{Bmax}$  of the op-amp.

$$I_1 = 100 \cdot I_{Bmax}$$

(2). 
$$R_1 = \frac{V_i}{I_1}$$

(3). 
$$R_2 = \frac{V_o}{I_1}$$

(4). When looking out from each I/p terminal of op-amp

$$R_3 = R_1 \parallel R_2$$

And if  $R_1$  is not very much larger than the source resistance, then

$$R_3 \approx (R_1 + R_s) \parallel R_2$$

For LF353  $\Rightarrow$

(i).  $R_2 = 1\text{M}\Omega$

(ii).  $A_V = \frac{R_2}{R_1} \Rightarrow R_1 = \frac{R_2}{A_V}$

(iii).  $R_3 \approx (R_1 \parallel R_2)$

Q.6. Explain direct coupled 2-I/p non-inverting summing amp<sup>r</sup> with neat diagram and necessary design steps:




Fig 2 I/p NON-INV summing amp<sup>r</sup>.


- $\rightarrow$  Fig shows a non-inv. summing amp<sup>r</sup>. The output will be a direct sum of (+ve) i/p signals.
- $\rightarrow$  The equation for the o/p v<sub>t</sub>g can be derived by using superposition theorem.
- $\rightarrow$  Case I: let  $V_2 = 0$  &  
 $R_1 = R_2 = R$ .

$$V_{i1} = I_1 R_1 = \frac{V_1 \cdot R}{R+R} = \frac{V_1 R}{2R} = \frac{V_1}{2}$$

Case-II

Let,  $V_1 = 0$  &  $R_1 = R_2 = R$ .

$$V_{i2} = I_2 R = \frac{V_2 R}{R+R} = \frac{V_2 R}{2R} = \frac{V_2}{2}$$



→ The i/p voltage  $V_i$  is given by:

$$\begin{aligned} V_i &= V_{i1} + V_{i2} \\ &= \frac{V_1}{2} + \frac{V_2}{2} \\ &= \frac{V_1 + V_2}{2} \end{aligned}$$

→ For Non-inverting amp<sup>y</sup>, the voltage gain is given by:  $A_v = \frac{R_3 + R_4}{R_4}$

→ WKT

$$\begin{aligned} A_v &= \frac{V_o}{V_i} \\ \Rightarrow V_o &= A_v \cdot V_i \\ &= \left( \frac{R_3 + R_4}{R_4} \right) \left( \frac{V_1 + V_2}{2} \right) \end{aligned}$$

If  $R_3 = R_4 = R$

$$= \left( \frac{2R}{R} \right) \left( \frac{V_1 + V_2}{2} \right)$$

$$\Rightarrow \boxed{V_o = (V_1 + V_2)}$$

# Q.7 Sketch an op-amp Difference amplifier circuit. Explain the operation of the circuit and derive an equation for an output voltage.

⇒ A difference amplifier or differential amplifier, amplifies the difference between the two i/p signals.

→ Since the open-loop gain of the ~~op-amp~~ op-amp is very large, it has to be used with negative feedback.




Fig. Difference amp<sup>r</sup> ckt.

Operation:


→ Let us use superposition principle to find out the expression for the o/p.

Case-I :

$V_1$  acting

$V_2 = 0V$  (grounded)

let o/p is  $V_{O1}$



→ Now the fig. acts as an INV ampr .


$$\therefore V_{O1} = -\frac{R_2}{R_1} \cdot V_1 \quad \text{--- (1)}$$

Case-II :

$V_2$  acting

$V_1 = 0V$  (grounded)

let o/p is  $V_{O2}$





→ Now it acts as NON-INV amp<sup>r</sup> and hence

$$V_{O2} = A_v \cdot V_A$$

WKT, the gain of the NON-INV amp<sup>r</sup> is given by.

$$A_v = \left(1 + \frac{R_2}{R_1}\right)$$

$$\therefore V_{O2} = \left(1 + \frac{R_2}{R_1}\right) \cdot V_A \quad \text{--- (2)}$$

→ From above figure, voltage at A is given by:

$$V_A = I \cdot R_4$$

where,

$$I = \frac{V_2}{R_3 + R_4}$$

$$\therefore V_A = V_2 \cdot \frac{R_4}{R_3 + R_4} \quad \text{--- (3)}$$

→ Substituting (3) in (2), we get

$$V_{O2} = \left(1 + \frac{R_2}{R_1}\right) \left(V_2 \cdot \frac{R_4}{R_3 + R_4}\right) \quad \text{--- (4)}$$

→ By the principle of superposition:

$$\begin{aligned} V_0 &= V_{O1} + V_{O2} \\ &= -\frac{R_2}{R_1} \cdot V_1 + \left(1 + \frac{R_2}{R_1}\right) \left(\frac{R_4}{R_3 + R_4}\right) \cdot V_2 \end{aligned}$$

Select  $R_3 = R_1$   
 $R_4 = R_2$

$$= -\frac{R_2}{R_1} V_1 + \left(\frac{R_1 + R_2}{R_1}\right) \left(\frac{R_2}{R_1 + R_2}\right) V_2$$

$$= -\frac{R_2}{R_1} V_1 + \frac{R_2}{R_1} V_2$$

$$V_o = \frac{R_2}{R_1} [v_2 - v_1]$$

When,  $R_1 = R_2$

$$V_o = (v_2 - v_1)$$

→ Now the o/p is the direct difference of the two i/p v<sub>tq</sub>.

= Q8. Define with typical value :

- (i). CMRR
- (ii). PSRR
- (iii). Slew rate .
- (iv) i/p offset v<sub>tq</sub>
- (v). o/p offset v<sub>tq</sub>.

⇒ (v). ~~o/p offset v<sub>tq</sub>~~ ⇒

→ For the o/p v<sub>tq</sub> to be exactly equal to the i/p, the transistor Q<sub>1</sub> & Q<sub>2</sub> must be perfectly matched.

→ The o/p can be calculated as :

$$V_i - V_{BE1} + V_{BE2} - V_o = 0$$

$$\Rightarrow V_o = V_i - V_{BE1} + V_{BE2}$$

With,  $V_{BE1} = V_{BE2}$

and  $V_i = 0$

$$\text{o/p} \Rightarrow V_o = V_i = 0$$

$$V_o = \frac{R_2}{R_1} [v_2 - v_1]$$

When,  $R_1 = R_2$

$$V_o = (v_2 - v_1)$$

→ Now the o/p is the direct difference of the two i/p v<sub>tq</sub>.

= Q8. Define with typical value :

- (i). CMRR
- (ii). PSRR
- (iii). Slew rate
- (iv). i/p offset v<sub>tq</sub> -
- (v). o/p offset v<sub>tq</sub> -

⇒ (v). o/p offset v<sub>tq</sub> ⇒

→ For the o/p v<sub>tq</sub> to be exactly equal to the i/p, the transistor Q<sub>1</sub> & Q<sub>2</sub> must be perfectly matched.

→ The o/p can be calculated as :

$$V_i - V_{BE1} + V_{BE2} - V_o = 0$$

$$\Rightarrow V_o = V_i - V_{BE1} + V_{BE2}$$

With,  $V_{BE1} = V_{BE2}$

and  $V_i = 0$

$$\text{o/p} \Rightarrow V_o = V_i = 0$$

# Numericals:

Q.1. Design an INV amp<sup>r</sup> using 741 op-amp.  
The vtg gain is to be 50 and the voltage amplitude is to be 2.5V.


$$\Rightarrow I_2 = 100 I_{B_{max}} = 100 \times 500 \text{ nA} = 50 \text{ }\mu\text{A}$$

$$V_i = \frac{V_o}{A_{CL}} = \frac{2.5 \text{ V}}{50} = 50 \text{ mV}$$

$$R_1 = \frac{V_i}{I_i} = \frac{V_i}{I_2} = \frac{50 \text{ mV}}{50 \text{ }\mu\text{A}} = 1 \text{ k}\Omega. \quad \text{Standard value} = 1 \text{ k}\Omega$$

$$R_2 = \frac{V_o}{I_i} = \frac{V_o}{I_2} = \frac{2.5 \text{ V}}{50 \text{ }\mu\text{A}} = 50 \text{ k}\Omega.$$

$$R_3 = R_1 \parallel R_2 = \frac{R_1 \cdot R_2}{R_1 + R_2} = \frac{1 \text{ k}\Omega \cdot 50 \text{ k}\Omega}{1 \text{ k}\Omega + 50 \text{ k}\Omega} = 979.59 \text{ }\Omega$$



$$R_3 = 1 \text{ k}\Omega$$

By using LF353  $\Rightarrow$

Select,  $R_2 = 1 \text{ M}\Omega$ .


$$R_1 = \frac{R_2}{A_{CL}} = \frac{1 \text{ M}\Omega}{50} = 20 \text{ k}\Omega$$

Standard value:

$$R_1 = 18 \text{ k}\Omega$$

$$R_3 = R_1 \parallel R_2 = 1 \text{ M}\Omega \parallel 20 \text{ k}\Omega = 19.607 \text{ k}\Omega.$$

$$R_3 = 18 \text{ k}\Omega$$



\*\*\*  
 Q.2. A NON-INV ampr is to amplify a 100 mV signal to a level of 3V, using 741 op-amp. Design a suitable circuit. (consider  $I_{Bmax} = 500 \text{ nA}$ ,  $R_s = 1 \text{ k}\Omega$ )

$$\Rightarrow I_2 = 100 I_{Bmax} = 100 \times 500 \text{ nA} = 50 \text{ }\mu\text{A}$$

$$R_3 = \frac{V_i}{I_2} = \frac{100 \text{ mV}}{50 \text{ }\mu\text{A}} = 2 \text{ k}\Omega$$

Standard value:

$$R_3 = 1.8 \text{ k}\Omega$$

Now,  $I_2' = \frac{V_i}{R_3} = \frac{100 \text{ mV}}{1.8 \text{ k}\Omega} = 55.6 \text{ }\mu\text{A}$


$$R_2 = \frac{V_o}{I_2'} - R_3 = \frac{3 \text{ V}}{55.6 \text{ }\mu\text{A}} - 1.8 \text{ k}\Omega = 58 \text{ k}\Omega$$

$$R_2 = 47 \text{ k}\Omega$$

$$R_1 = R_2 \parallel R_3 = 1.8 \text{ k}\Omega \parallel 47 \text{ k}\Omega = 1.733 \text{ k}\Omega$$

$$R_1 = 1.8 \text{ k}\Omega$$

$$R_s = 1 \text{ k}\Omega$$



By-using LF353  $\Rightarrow$

$$A_v = \frac{V_o}{V_i} = \frac{3V}{0.1V} = 30$$

Now Choose  $R_2 = 1M\Omega$


$$R_3 = \frac{R_2}{A_v - 1} = \frac{1M\Omega}{30 - 1} = 34.48K\Omega$$

Standard value

$$R_3 = 33K\Omega$$

$$R_1 = R_2 \parallel R_3 = 1M\Omega \parallel 33K\Omega = 31.9K\Omega$$

$$R_1 = 33K\Omega$$



Q.3. A Non-INV amp is to amplify a 100 mV signal to a level of 5V, using a 741 op-amp design a suitable ckt.

$$\begin{aligned} R_1 &= 1.8K\Omega \\ R_2 &= 82K\Omega \\ R_3 &= 1.8K\Omega \\ R_4 &= 1K\Omega \end{aligned}$$

Q.4. Design a DC Non-INV amp to amplify 100 mV signal using 741 op-amp to a level of 4V.


$$\begin{aligned} R_1 &= 1.8K\Omega \\ R_2 &= 68K\Omega \\ R_3 &= 1.8K\Omega \\ R_4 &= 1K\Omega \end{aligned}$$

Q.3. The NON-INV amp<sup>r</sup> uses MA 741 op-amp with  $R_1 = R_3 = 2.2\text{ k}\Omega$  and  $R_2 = 220\text{ k}\Omega$ .

Determine maximum possible output offset v<sub>tg</sub> due to:

- (i) input offset v<sub>tg</sub> of 5 mV.
- (ii) input bias current of  $I_{B\text{max}} = 500\text{ nA}$
- (iii) input offset current of  $I_{ios} = 200\text{ nA}$
- (iv) resistance tolerance of  $\pm 10\%$ .

⇒



(i).  $V_{i_{os}} = 5\text{ mV}$ .

For Non-INV amp<sup>r</sup>  $\Rightarrow A_{CL} = 1 + \frac{R_2}{R_3} = 1 + \frac{220\text{ k}\Omega}{2.2\text{ k}\Omega} = 101$ .

$V_{o_{(os)i}} = A_{CL} \times V_{i_{os}} = 101 \times 5\text{ mV} \Rightarrow \boxed{V_{o_{(os)i}} = 505\text{ mV}}$

(ii).  $I_B = 500\text{ nA}$


$R_2 \parallel R_3 = 220\text{ k}\Omega \parallel 2.2\text{ k}\Omega = 1.98\text{ k}\Omega$ .

Input resistance difference:

$R = R_1 - (R_2 \parallel R_3) = 2.2\text{ k}\Omega - 1.98\text{ k}\Omega = 220\ \Omega$ .

$V_{ios} = I_B \times R = 500\text{ nA} \times 220\ \Omega = 110\ \mu\text{V}$ .

$$V_{o(\text{os})_2} = A_{CL} \cdot V_{i_{os}} = 101 \times 110 \mu\text{V} = 11.1 \text{ mV}$$



Input bias current flow through  $R_1$  &  $(R_2 \parallel R_3)$

(iii).  $I_{i_{os}} = 200 \text{ nA}$

$$V_{i_{os}} = I_{i_{os}} \times R_1 = 200 \text{ nA} \times 2.2 \text{ k}\Omega = 440 \mu\text{V}$$

$$V_{o(\text{os})_3} = A_{CL} \cdot V_{i_{os}} = 101 \times 440 \mu\text{V} = 44.4 \text{ mV}$$

(iv).  $R_1 = 2.2 \text{ k}\Omega + 10\% = 2.42 \text{ k}\Omega$

$$R_2 \parallel R_3 = 1.98 \text{ k}\Omega - 10\% = 1.78 \text{ k}\Omega$$

$$V_{i_{os}} = I_B (R_1 - R_2 \parallel R_3) = 500 \text{ nA} (2.42 \text{ k}\Omega - 1.78 \text{ k}\Omega) = 320 \mu\text{V}$$

$$V_{o(\text{os})_4} = A_{CL} \cdot V_{i_{os}} = 101 \times 320 \mu\text{V} = 32.3 \text{ mV}$$

Due to all errors maximum output offset voltage is :

$$\begin{aligned} V_{o(\text{os})_{\text{max}}} &= V_{o(\text{os})_1} + V_{o(\text{os})_2} + V_{o(\text{os})_3} + V_{o(\text{os})_4} \\ &= 505 \text{ mV} + 11.1 \text{ mV} + 44.4 \text{ mV} + 32.3 \text{ mV} \\ &= 593 \text{ mV} \end{aligned}$$

(i).  $V_{o_1} = 505 \text{ mV}$

(ii)  $V_{o_2} = 11.1 \text{ mV}$

(iii)  $V_{o_3} = 44.4 \text{ mV}$

(iv)  $V_{o_4} = 32.3 \text{ mV}$

$V_{\text{max}} = 593 \text{ mV}$



